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Abstract This paper offers a method for multiple soft fault
diagnosis of nonlinear static circuits. The method enables us
to locate the faulty elements and evaluate their parameters. It
exploits a set of n nonlinear algebraic type diagnostic equa-
tions in n unknown variables and is oriented on finding
multiple solutions of these equations. As a result, the meth-
od is capable of finding, in systematic manner, different sets
of the parameters which satisfy the diagnostic test, rather
than one specific set. For this purpose the continuation
(homotopy) approach is applied and an efficient procedure
for tracing a homotopy path is developed. The proposed
method is especially useful at the pre-production stage,
where corrections of the technological process are possible
and the diagnostic time is not crucial. To illustrate the
proposed approach two numerical examples are given.
Keywords Analog circuits .Continuationmethod .Multiple
faults . Soft fault diagnosis
1 Introduction
Fault diagnosis of analog circuits is an important problem in
the design and testing of electronic devices [1–3]. Generally,
fault diagnosis includes detecting faulty circuits, locating
(identification) faulty elements and determinating their
parameters. A fault is called soft when the parameter devi-
ates from its tolerance range, but does not produce a short
circuit or an open circuit. In some cases, physical imperfec-
tions such as near–opens and near–shorts may occur [4–6].
If circuit simulations take place after any testing, the diag-
nosis method is classified as the simulation-after-test (SAT)
approach.
During the last several years, many methods devoted to
soft fault diagnosis of analog circuits have been developed
[7–23]. Appropriate tools for soft-fault diagnosis are SAT
methods. Most of the previous research work addresses only
the case when just one element is faulty. Several papers have
been focused on the multiple fault diagnosis, e.g. [11, 14,
16, 17, 19, 20]. Although many achievements in this field
have been made, the problem is still open and no fully
automatic method is available for analog circuits.
The soft-fault SAT methods exploit a diagnostic equation
that is generally nonlinear. When the parameters are slightly
drifted from their tolerance ranges the equation can be
linearized, e.g. [10, 19]. More accurate results are obtained
using some methods for solving nonlinear equations, e.g.
the Newton–Raphson method or its variants [7, 9, 12, 18],
evolutionary algorithms [13], and the least square methods
[8]. The soft-fault diagnosis becomes more complicated if
the parameter deviations are large. In such a case some of
the methods fail. Moreover, it can occur that several sets of
the parameters satisfy the test equation. To find the sets
(multiple solutions of the equation) different initial guesses
can be chosen as proposed in [11]. Another approach based
on the homotopy concept was proposed in the report [24].
This paper extends both the theoretical and numerical results
of [24].
Location (identification) of faulty elements and determina-
tion of their parameters play a very important role at the pre-
production stage, where corrections of the technological pro-
cess are possible. In this way some defects of the technolog-
ical process can be eliminated, leading to its improvement.
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The approach proposed in this paper is especially useful at this
stage of production. In such a case, the time consumed by the
diagnostic method is not crucial.
Let us consider a nonlinear resistive circuit, e.g. a diode-
transistor one, driven by DC independent sources. Suppose
that n circuit elements, specified by parameters x1,…,xn
such as resistances, β forward factors of bipolar transistors,
intrinsic transconductance parameter KP or channel width/
length (W/L) of MOS transistors are considered as possible
faulty. We wish to find the actual values of all the parame-
ters. For this purpose a diagnostic test must be performed
leading to a system of n nonlinear equations in n unknown
variables x1,…,xn. The test equation can be presented in the
form
f bxð Þ ¼ u; ð1Þ
where bx ¼ x1    xn½ T 2 Rn is a vector of the parameters,
u ¼ u1    un½ T 2 Rn is a vector of the measured signals,
f bxð Þ ¼ f1 bxð Þ    fn bxð Þ½ T is a nonlinear function mapping
Rn into Rn. Generally it is impossible to formulate the
nonlinear functions fi bxð Þ , i01,…,n, in explicit analytical
form. Thus, the Eq. 1 only asserts that the output signals
u1,⋯,un are some functions of the parameters x1,…,xn.
Fortunately, the values of fi(x1,…,xn) and their derivatives
with respect to xj (i, j01,…,n) can be found numerically for
given values of x1,…,xn.
For example, the test can be arranged as follows. Assume
that the nonlinear circuit under test has w accessible input
nodes and r accessible output nodes. We apply DC voltage
sources to the input nodes (see Fig. 1) and for K different sets
of values of these voltage sources measure the corresponding
output voltages. As a result we obtain rK values of the output
voltages. This test enables us to perform the diagnosis of a
circuit with n⩽rK elements considered as possible faulty.
2 Preliminary Discussion
The diagnostic Eq. 1 with n unknown parameters x1,…,xn,
being real variables, consists of n nonlinear individual equa-
tions. As a result it may actually possess a unique solution,
several different solutions or no solution.
The case where no solution exists means that the equation
is not a realistic description of the physical circuit and
should be reformulated. Existence of multiple solutions
indicates that there are several sets of parameters which
satisfy the test. Such a case frequently occurs in the diagno-
sis of many practical circuits. Research of the existence and
uniqueness of the solutions of different nonlinear equations
has a long history and several fundamental results relating to
this problem have been obtained, including the powerful
Palais theorem [25] about the global diffeomorphism.
Many algorithms are generally capable of finding only
one solution, even if the nonlinear equation possesses sev-
eral solutions. The Newton–Raphson method is the best
known and the most frequently used for this purpose. How-
ever, finding just one specific solution in the case where the
equation has multiple solutions is rarely of interest and not
sufficient for the reliable diagnosis of the circuit. The solu-
tion found by the Newton–Raphson method is not necessar-
ily the correct one. Sometimes the Newton–Raphson
method fails, even if the equation has a unique solution,
because in the computation process the Jacobian matrix can
become singular. In many cases described in Section 4 the
Newton–Raphson method applied to the nonlinear diagnos-
tic equations fails or leads to an incorrect solution.
Since the diagnostic Eq. 1 is nonlinear, and we wish to
analyse considerable deviations of the parameters, it is neces-
sary to apply a method capable of finding multiple solutions.
There is very rich literature devoted to the solvability of
nonlinear equations describing resistive circuits and comput-
ing of multiple DC operating points. Unfortunately, the results
obtained in this field cannot be applied to the diagnostic Eq. 1,
because there is no explicit analytical representation of the
function f bxð Þ. Generally, it is impossible to obtain analytical
expressions, but the value of fi(x1,…,xn) and its derivatives
with respect to xj (j01,…,n,i01,…,n) can be found numeri-
cally for given values of x1,…,xn. This fact will be exploited
to trace a homotopy path as described in Section 3.
In this paper, we propose the continuation (homotopy)
approach [26, 27] for finding multiple solutions of the
diagnostic Eq. 1. The idea of this approach is as follows.
To solve an equation g(x)00 a parameter λ is embedded into
this equation to obtain a new one h(x,λ)00, called a homo-
topy equation, such that for λ00, h(x,λ)00 can be easily
solved and for λ01 it becomes the original equation g(x)00.
This augmented equation is deformed as the parameter λ
varies. At each stage of the deformation the corresponding
solution is calculated, taking into account the previous so-
lution. As a result, a solution (homotopy) path is traced and
each intersection of the path with λ01 plane is a solution of
the diagnostic equation.Fig. 1 Arrangement of a diagnostic test
488 J Electron Test (2012) 28:487–493
3 Fault Diagnosis
Let us consider a circuit belonging to the class defined in
Section 1 and assume that the parameters x1,…,xn have their
nominal values bx ¼ bxð0Þ. We analyse this circuit and find the
output signals leading to u0u(0). Thus, the equation
f bxð0Þ  ¼ uð0Þ ð2Þ
holds. For the diagnostic Eq. 1 we form the Newton homo-
topy [26]
h bx; lð Þ ¼ f bxð Þ  uð0Þ  l u uð0Þ  ¼ 0: ð3Þ
Note that for λ00 the Eq. 3 reduces to the equation
f bxð Þ ¼ uð0Þ having the known solution bxð0Þ, whereas for
λ01 it becomes the original diagnostic equation. Denote λ0
xn+1 and form an augmented vector x ¼ bxTxnþ1h iT ¼
x1    xn xnþ1½ T. Then, the homotopy equation can be written
as bh xð Þ ¼ 0 . It represents a system of n nonlinear scalar
equations in n+1 variables. As xn+10λ varies, starting from
xn+100, the solution of the homotopy equation traces a homo-
topy path. Each intersection of this path with the xn+101 plane
is a solution of the diagnostic Eq. 1. If there are several
intersection points, then the test equation has several different
solutions. Let us parameterize the path with respect to arc
length [24, 27, 28]. This is the standard treatment of represent-
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The derivative dxids sjþ1
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can be expressed in terms of
xi(sj+1) and xi(sj) using the approximate formula
dxi
ds sjþ1
  ¼ 1h xi sjþ1  xi sj   ; i ¼ 1; . . . ; nþ 1; ð5Þ
where h0sj+1−sj. Using (5) we formulate the set of Eq. 4 at
s0sj+1 as w(x(sj+1))00, where
w x sjþ1
   ¼
bh1 x sjþ1  
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.bhn x sjþ1  Pnþ1
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To solve the Eq. 6 we apply the Newton–Raphson meth-
od. At each iteration m+1 (m00, 1,…) the vector
w xðmÞ sjþ1
  











(k, l01,…,n) are required. Unfortunately,
the function f is not given in explicit analytical form.
Consequently, neither fk nor
@fk
@xl
can be found directly.
To overcome this drawback the following approach is







, (k,l01,…,n) we set the known values of
the parameters xi ¼ xðmÞi sjþ1
 
(i01,…,n) and perform the
DC and the sensitivity analyses of the tested circuit at
different values of the input voltages. Since fk is an appro-






(k, l01,…,n). As the initial
guess we assume
xð0Þ sjþ1
  ¼ x sj þ dxds sj  h; ð7Þ
where dxds sj
  ¼ 1h x sj  x sj1  , j01,2,… .
To find the initial guess x(0)(s1) the derivative dxds ð0Þ is
needed. For this purpose we differentiate both sides of the











ð0Þ ¼ 0; ð8Þ
where xn+10λ. According to (3) @
bh
@xnþ1











Since the homotopy path should go towards xnþ1 ¼ l
¼ 1 we assume dxnþ1ds ð0Þ ¼ 1, solve the Eq. 9 for dx^ds ð0Þ and
create, according to (7), the initial guess







As the length s varies, the homotopy path is traced as
described in Section 2. To carry out this process efficiently
the step size h has to be changed during the computations. The
step size should be decreased to a very small value, when the
solution varies very fast and should be increased to a larger
value when the solution changes slowly. The strategy of
changing the step size is based on the error εi produced by
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the approximate formula (5), defined as follows
"i ¼ xi sjþ1
  xi sj  h dxids sjþ1  ;
i ¼ 1; . . . ; nþ 1;
ð11Þ
where xi and dxi/ds are the exact solution and its derivative,
respectively, at the indicated values of s, where sjþ1  sj ¼ h.
To derive a useful formula for εi we expand the functions xi
sjþ1
  ¼ xi sj þ h  and dxids sjþ1  ¼ dxids sj þ h  into the
Taylor series about the point sj:
xi sjþ1




  ¼ dxi
ds
sj
 þ h d2xi
ds2
l2ð Þ; ð13Þ
where l1; l2 2 sj; sjþ1
 
. Since sjþ1  sj ¼ h is small we
may assume that l10l20l. Substituting (12) and (13) into
(11) yields




ðlÞ; i ¼ 1; . . . ; nþ 1: ð14Þ
To perform the computation process we assume a lower
and upper bounds of the error "ij j: "i ; "þi . If at the current
step "i  "ij j  "þi for i01,…,n+1 then the step h remains
unchanged. If "ij j > "þi for at least one i, the step is
decreased four times. If "i > "ij j , for all i01,…,n+1, in
two successive steps, the step h is increased twice.
During the computation process the Newton–Raphson
method is applied for solving the homotopy equation to go
from sj to sj+1. To perform each iteration of this method, the
DC analysis of the nonlinear tested circuit has to be executed,
using also the Newton–Raphson method. Thus, the Newton–
Raphson iteration process is carried out on two levels.
The proposed approach enables us to find several sets of
parameters. One of them represents the correct set of param-
eters, whereas the others are virtual. Having several solu-
tions (sets of parameters) we select these ones which satisfy
some physical constraints and discard the others, e.g. con-
taining negative resistances. If more than one solution re-
main, including the correct solution and virtual ones, then
under the applied test they possess equal rights. To deter-
mine the correct result a different test should be carried out
and the common set selected. In some cases the method
gives just one set of the parameters.
4 Numerical Examples
The proposed method was implemented on a computer
using Delphi and tested on several circuits. The computa-
tions were executed using PC Pentium Core 2 Duo E6400.
The computations were terminated when a closed homotopy
path was obtained or the parameters assumed very large
(positive or negative) values.
Example 1
Let us consider the CMOS benchmark operational am-
plifier circuit [29] operating as the voltage follower, shown
in Fig. 2. The MOS transistors are represented by the model
built up in Level 1 of SPICE [30]-[31]. The nominal param-
eters of the MOS transistors are as follows [32]:
PMOS : GAMMA ¼ 0:53V0:5; IS ¼ 1016 A;KP ¼ 28:3 μA V2 ;PHI ¼ 0:58V;RD ¼ RS ¼ 94Ω;VT0 ¼ 0:84V;
NMOS : GAMMA ¼ 0:38V0:5; IS ¼ 1016 A;KP ¼ 79:7μA V2 ;PHI ¼ 0:53V;RD ¼ RS ¼ 63Ω;VT0 ¼ 0:79V:
The channel width and length of the transistors are indi-
cated in Fig. 2.
At first we consider the KP intrinsic transconductance
parameters as faulty. The faults can be caused by deviation
of the gate oxide thickness TOX or the carrier mobility UO.
We consider 100% increase of KP in all PMOS transistors
(KP056.60μA/V2) and 25.47% increase of KP in all NMOS
transistors (KP0100.00μA/V2).
We perform the diagnostic test at nodes A, B as
described in Section 1. The measurement accuracy is
assumed to be 1μV. The proposed method gives one set
of the parameters (KP) which meet the test, as follows:
56.64, 56.62, 56.65, 55.77, 57.50, 99.34, 101.59,
100.01. They are very close to the actual values of
the parameters. The time consumed by the method is
13.17 s. For illustration, projection of the traced homo-
topy path on λ−KP1 plane is shown in Fig. 3.
Another diagnostic case is as follows. Let us assume
–30% deviation of the channel width/length (W/L) for
PMOS and 20% deviation for NMOS transistors. Thus,
the actual values of W/L of the transistors are:
2:625; 6:125; 35:000; 10:500; 10:500; 8:250; 8:250; 90:000:
The proposed method gives two sets of the parameters
(W/L), which meet the test: {2.63, 6.16, 35.00, 10.75,
10.36, 8.45, 8.14, 90.00} and {2.64, 77.16, 35.18,
100.63, 280.42, 55.15, 153.66, 90.01}.
The first set contains the parameters very close to the actual
ones, whereas the second set is virtual. The time consumed by
the method is 13.36 s. For illustration, projection of the traced
homotopy path on λ−(W/L)7 plane is shown in Fig. 4.
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Numerical experiments (30 cases) show that in 29 cases
the method does not lose the correct solutions, leading either
just to the correct solution (25 cases) or the correct solution
and one virtual (4 cases). In one case the method diverges.
Example 2
Let us consider the transistor circuit shown in Fig. 5 [24].
In this circuit we consider single, double and triple faults of
the resistors R1,…,R7, under the assumption that the devia-
tions of the faulty elements are equal to 35% of their
nominal values. We examined 14 single faults, 42 double
faults and 70 triple faults, every time assuming the values of
the unfaulty elements within their 5% tolerance ranges. In
addition, an unfaulty circuit were considered with the
parameters dissipated inside their tolerance frames. We per-
formed the diagnostic test at nodes A and B, as described in
Section 1.
The proposed diagnostic method gives the following
results.
& The percentage of the correct results: 89.8%,
& 70% only one correct set,
& 19.8% the correct set and one or two virtual.
& In 10.2% the method diverges.
The average time of one analysis was 40s.
Several larger faults were diagnosed under the same
test. Two of 22 considered cases are given below. Three
elements {R1,R2,R3} are faulty (more than 50%) and the
values of the others are within their tolerance ranges.
The values of all the circuit elements are as follows:
fR1 ¼ 100 kΩ; R2 ¼ 6 kΩ; R3 ¼ 20 kΩ; R4 ¼ 6:95 kΩ; R5 ¼ 2:78 kΩ;
R6 ¼ 278Ω; R7 ¼ 277Ω; b1 ¼ 385; b2 ¼ 391g . We consider the
set of all resistors {R1,…,R7} as possible faulty. The pro-
posed method gives two sets of parameters which satisfy the
test, including the correct one. The time consumed by the
Fig. 2 CMOS based voltage
follower
Fig. 3 Projection of the homotopy path on λ−KP1 plane Fig. 4 Projection of the homotopy path on λ−(W/L)7 plane
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method is 47s. The homotopy path is closed, its projection
on λ−R1 plane is shown in Fig. 6. The points of intersection
of the curve with the vertical line λ01 correspond to two
values of the resistance R1.
Another case is as follows. Let us consider all the
resistors {R1,…,R7} and β forward factors (β1 and β2) as
possible faulty. We extend the previous test by adding
two input voltages and find (measure) 9 values of
the output voltages. The measurement accuracy is
assumed to be 0.1μV. The parameters are as follows:
fR1 ¼ 265 kΩ; R2 ¼ 21 kΩ; R3 ¼ 42 kΩ; R4 ¼ 6:95 kΩ;
R5 ¼ 2:78 kΩ; R6 ¼ 157Ω; R7 ¼ 157Ω; b1 ¼ 260; b2 ¼
260g . Thus, four elements {R6,R7,β1,β2} are faulty. The
proposed method gives two sets of parameters which meet
the test, including the correct one. The time consumed by
the method is 62s. For illustration, the projection of the
obtained homotopy path on λ−R6 plane is shown in Fig. 7.
Sometimes the method fails as illustrated below. Let the
parameters be as follows: R1 ¼ 265kΩ; R2 ¼ 21kΩ; R3 ¼f
42kΩ; R4 ¼ 4:42kΩ; R5 ¼ 1:755kΩ; R6 ¼ 175:5Ω; R7 ¼
269Ω; b1 ¼ 392; b2 ¼ 392g. In this case the homotopy path
traced by the proposed method does not intersect the λ01
plane. It is illustrated in Fig. 8, where the projection of this
path on λ−R4 plane is shown. Consequently, no set of
parameters which meet the test is provided. However, for a
different test performed at the point C instead of A the
method gives two sets of the parameters including the cor-
rect set very close to the actual one: R1 ¼ 265:3kΩ; R2 ¼f
20:9kΩ; R3 ¼ 42:09kΩ; R4 ¼ 4:40kΩ; R5 ¼ 1:75kΩ;
R6 ¼ 175:8Ω;R7 ¼ 268:7Ω; b1 ¼ 392; b2 ¼ 392g.
5 Conclusion
The proposed method enables us to diagnose nonlinear
analog circuits including CMOS and BJT circuits. The fol-
lowing properties of the method make it very useful.
(1) Themethod is based on nonlinear test equations and finds,
in systematic way, different sets of the parameters which
satisfy the diagnostic test, rather than one specific set.
Fig. 5 Circuit for Example 2
Fig. 6 Projection of the homotopy path on λ−R1 plane
Fig. 7 Projection of the homotopy path on λ−R6 plane
Fig. 8 Projection of the homotopy path on λ−R4 plane
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(2) The method enables us to locate the multiple faults in
nonlinear circuits and evaluate parameters of all ele-
ments belonging to a large set of elements considered
as possible faulty.
(3) The method is capable of diagnosing the soft faults
caused by both slight and considerable deviations of
the parameters from their tolerance ranges.
The proposed method, based on the homotopy idea, does
not guarantee finding all the solutions. However, numerous
(about 450) experiments performed show that for any case
where the method is convergent it never loses the correct
solutions, leading either to only the correct solution or the
correct solution and one or two virtual ones. In some cases
(about 10%) the method diverges.
The proposed approach is especially useful at the pre-
production stage, where corrections of the technological
process are possible and CPU time is not crucial.
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